- gec-modasa-dte@gujarat.gov.in
- (+91) 2774 242 634
Government Engineering College, Modasa
Government Engineering College, Modasa
- College Activities
- Departmental Activities
- Applied Mechanics Department Activities
- Automobile Department Activities
- Civil Department Activities
- Computer Engineering Department Activities
- Electrical Department Activities
- Electronics & Communication Department Activities
- Information Technology Department Activities
- Mechanical Department Activities
- Science & Humanities Department Activities
- Faculty Activities
- RUSA Activities
- DIC Activities
- SSIP Activities
- Gymkhana Activities
- Anchor Nodal Activities
- Finishing School Activities
- Women Development Cell Activities
- UBA Activities
- College Activities
- Departmental Activities
- Applied Mechanics Department Activities
- Automobile Department Activities
- Civil Department Activities
- Computer Engineering Department Activities
- Electrical Department Activities
- Electronics & Communication Department Activities
- Information Technology Department Activities
- Mechanical Department Activities
- Science & Humanities Department Activities
- Faculty Activities
- RUSA Activities
- DIC Activities
- SSIP Activities
- Gymkhana Activities
- Anchor Nodal Activities
- Finishing School Activities
- CECC Activities
- Women Development Cell Activities
- UBA Activities
VLSI RTL to GDS Design an Industry Perspective
- Activities
- Departmental Activities
The Electronics and Communication Engineering Department, GEC Modasa, organized a One-Day Hands-on Workshop on VLSI – RTL to GDS Design (Industry Perspective) on 18 August 2026. The workshop was conducted in association with Indeeksha Digital Pvt. Ltd., Ahmedabad and coordinated by Prof. P. V. Patel. The session provided students with practical exposure to the complete RTL-to-GDS VLSI design flow. Participants learned about Verilog HDL, simulation, synthesis, implementation, place and route, and GDSII generation using industry-relevant tools. The workshop helped bridge the gap between academic concepts and current industry practices in VLSI and semiconductor design.
